Untrustworthy Hardware and How to Fix It
Untrustworthy Hardware and How to Fix It
Summary
### The Illusion of Software Trust on Opaque Hardware At 00:00, Octane introduces the fundamental dilemma undermining modern cybersecurity: while open-source operating systems, scrutinized compilers, and audited cryptographic libraries provide transparent software stacks, the underlying silicon remains completely opaque. Modern computing architectures are burdened with proprietary device driver blobs, closed-source system management controllers, and unauditable microcode that can subvert higher-level operating system security guarantees. Regardless of software hardening, security collapses when the physical hardware cannot be inspected or verified.
### Co-Processors and Hidden Execution Environments At 03:04 and 04:34, the speaker examines dedicated background execution subsystems embedded within mainstream x86 chipsets, focusing on the Intel Management Engine (ME) and AMD Platform Security Processor (PSP). These autonomous co-processors execute closed-source proprietary firmware (such as MINIX) with ring -3 privileges, out-of-band network access, and direct memory access (DMA) across system RAM. If exploited or subverted by nation-state actors, these persistent execution environments grant total surveillance over the host without leaving traces in operating system logs.
### Silicon Supply Chain Risks and Analog Hardware Trojans At 06:05 and 09:07, Octane surveys silicon supply chain vulnerabilities, emphasizing that commercial chip fabrication has shifted to offshore foundries where verification is nearly impossible. He highlights academic research on analog hardware Trojans—specifically the Michigan A2 attack—which demonstrates how inserting a minuscule circuit of only a few transistors can siphon private cryptographic keys or flip privilege registers when triggered by specific capacitive charge sequences, completely bypassing automated factory functional testing.
### Open-Source Gateware and Soft-Core SoC Architectures At 10:38 and 12:08, the presentation showcases an open-source hardware alternative built upon Field Programmable Gate Arrays (FPGAs) and soft-core processor designs like OpenRISC and RISC-V. Octane demonstrates running `make menuconfig` on open SoC frameworks, allowing developers to configure and audit their own CPU cores, peripheral controllers, and bus interconnects from source code. This eliminates closed-source binary firmware blobs and prevents stealth backdoor placement.
### Building Verifiable Roots of Trust Concluding between 15:11 and 18:13, Octane addresses the trade-offs of FPGA computing. While soft cores running on FPGAs cannot achieve the gigahertz clock speeds of proprietary silicon, they provide an unmatched level of transparency and auditability for private cryptographic signing, key storage, and secure communications. By fostering open hardware toolchains and auditable HDL gateware, the hacker community can construct truly verifiable computing devices free from proprietary corporate backdoors.
(AI summary — Gemini 3.8 Flash)
Related talks
AFK2·50 min
John Sotos
Genetic Diseases to Guide Digital Hacks of the Human Genome
Village Interviews·< 1 min
A showcase of the Embedded Systems Village at DEF CON 32 highlighting firmware extraction, bus analysis, and hardware exploitation labs.
Live Presentations·47 min
Michael Whiteley · Katie Whiteley · The Dark Tangent
Badge creators Michael and Katie Whiteley join The Dark Tangent on stage to share the engineering, chip shortage hurdles, and puzzles of the DC29 badge.


